We introduce anonymous wireless rings: a new computational model for ring networks. In the well-known hardware ring each processor has two bu ers, one corresponding to each of its neighbors. In the wireless ring each processor has a single bu er and cannot distinguish which neighbor the arriving bit comes from. This feature substantially increases anonymity of the ring. A priori it is not clear whether any non-trivial computation can be performed on wireless rings. Nevertheless we show that wireless rings are computationally equivalent to hardware rings.
Introduction
Due to the simplicity of its topology (small number of links and low branching) the ring has been the focus of investigation in several papers on distributed computing. Issues studied include message and bit complexity of computing boolean functions 3, 4, 10], computations like extrema nding 7, 8] , leader election 1, 2, 9, 11], orientation 3], symmetry breaking 12], etc.
The ring model (unidirectional and bidirectional) currently used in the literature is hardware based. Each processor has physical links to both its neighbors. Within this framework there are already several variants of the model and hence of the problems previously mentioned depending on whether or not the ring is oriented, the system is synchronous, the processors are labeled, etc. The present paper concentrates on the study of a new model of computation, called wireless ring.
The model
In the standard anonymous hardware ring model (cf. 3, 4, 10]) processors do not have identities. Each processor has a physical link to each of its two neighbors. There are two FIFO ( rst-in, rst-out) bu ers handling bits of the two neighboring processors (one for each neighbor). A processor may be unable to distinguish its left from its right neighbor. However each bu er of the processor is linked to a xed neighbor. In particular, this implies that all the bits in a bu er come from the same neighbor. One distinguishes oriented and unoriented rings. In the rst case bu ers are labeled as L (left) and R (right) in a consistent manner for the whole network while in the secondthe labeling can be done only locally, with possible inconsistencies. However, both oriented and unoriented hardware rings have the following important separation property which plays a crucial role in all computations: given any set of received bits, a processor can correctly partition it into subsets coming from di erent neighbors. Moreover, the processor can send a bit to anyone of its neighbors at will.
The situation is di erent in the anonymous wireless ring model. In this case each processor has only a single FIFO bu er to accomodate communication with its two neighbors. Thus a bit arriving in the bu er may come from either of the processor's neighbors although bits from a given neighbor arrive in the bu er in the order they were sent. The separation property is not valid in the present case. This is due to the fact that a processor is not aware of the physical connections to its neighbors, in fact such physical connections need not be assumed, whence the name "wireless". A bit transmitted by the processor is automatically sent from its single bu er to both neighbors.
An anonymous wireless ring may be viewed as having a higher degree of anonymity than the hardware ring. While in the latter (even for unoriented rings) a processor may at least locally label bu ers (and thus corresponding neighbors), for wireless rings even local connections are anonymous for the processor. Since no physical links have to be assumed, the wireless model has potential applications in cases when communication is not performed through hardware channels, but e.g. by radio transmissions.
While boolean functions computable in a standard anonymous hardware ring are easy to determine, the computational power of wireless rings is not at all obvious. A priori, it is even not clear whether one can compute any non constant function in the anonymous wireless ring. In the sequel we will examine the behavior of synchronous and asynchronous rings. The questions that will interest us are the following: \Which boolean functions are computable in the wireless ring (synchronous or not)", \Are there any di erences in the computational power of the wireless and hardware models?"
Results of the paper
The most general computational problem on a ring is input collection. In the standard asynchronous (respectively, synchronous) ring it is easily done with O(N 2 ) bit complexity (respectively, with running time O(N)), where N is the size of the ring. In synchronous rings bit complexity can be reduced to O(N log N) 3] but with an exponential time-delay.
We show that the anonymous wireless and hardware rings have the same computational power, both in terms of the class of boolean functions they can compute (i.e. the class of functions which are invariant under cyclic shifts and re ections of the input) and in terms of bit complexity of input collection (i.e. total number of bits transmitted by all processors during the execution of the algorithm on any given input). For an anonymous wireless ring we give a synchronous input collection algorithm running in linear time (and thus using O(N 2 ) bits), while in the asynchronous model we show how to perform input collection using a quadratic number of bits. Our algorithms are completely di erent from those used in the standard ring. However, combining our methods with ideas from 3], it is possible to perform synchronous input collection with O(N log N) bits in exponential 3 time.
Terminology and notation
In order to de ne the problem we label processors with consecutive integers 0; : : :; N ? 1. It should be stressed that these labels are not known to processors and are not used in the algorithms. All arithmetic operations on integers are performed modulo N. 
Synchronous Ring
In this section we give an input collection algorithm which is valid only for the synchronous ring. The main di erence between algorithms for standard rings and for wireless ones is that in the wireless ring processors must have a mechanism allowing them to distinguish bits coming from each of the neighbors. In the standard ring this is straightforward, since bits come to di erent bu ers. The main result of this section is 
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We start with an informal description of our algorithm. Next we describe it formally and prove its correctness. The complexity of the algorithm easily follows from its description. 1111 0 The meaning of the labeling will be explained in the sequel.
At the beginning of phase k, 0 k < b N 2 c, each processor already knows its k-neighborhood. In phase k processor p sends its k-pair to the neighbors and gets four bits A; B; C; D from them -their k-pairs. Processor p sends the k-pair in a step whose label depends on the history of computations in previous phases. Processor p uses step " (" denotes the empty string) until the earliest phase in which a neighbor of p reports a`con ict'. A con ict is reported by a processor in the rst phase in which pairs of bits coming from its neighbors di er. The processor reporting the con ict (in step CONFLICT) forces its neighbors to send their pairs in di erent steps in all subsequent phases, in order to guarantee the correct computation of the processor's neighborhood. Since p has only 2 neighbors, it can get at most 2 con ict messages, at most one from each of its neighbors. Let l be the rst phase in which p gets a con ict message and let EF be its l-pair. In subsequent phases l+1; l+2; : : : processor p sends its (l+1)-pair, (l+2)-pair, etc., in steps labeled with the pair EF. If in phase l processor p gets two con ict messages from both of its neighbors then its sending step remains EF in all subsequent phases. Otherwise, it may happen that p gets the con ict message in a phase l 0 > l from the other neighbor. Let GH be the l 0 -pair of p. Responding to this second con ict message, p sends its pairs in the subsequent phases in steps labeled EFGH, except in one case to be discussed later. Now we describe how p processes four bits which it got in phase k. The goal is to extend the k-neighborhood N k (p) to the (k + 1)-neighborhood N k+1 (p). This is done in the following way. Observe that two of the four bits A; B; C; D are b p ?k+1 and b p k?1 (say C; D) and can be discarded from further considerations. (Remark: we must be more careful if k = 0, but this is only a technical problem and we show how to resolve it in the formal description of the algorithm.) Two remaining bits A; B are bits of the (k+1)-pair of p. Now p must decide which of these two bits extends the left neighborhood and which the right one. The decision is simple if left and right k-neighborhoods of p are the same. In this case the left neighborhood is extended by min(A; B) and the right one by max(A; B). If left and right kneighborhoods are not the same then p must have reported a con ict in some previous phase, say l. Let What remains to be explained is when steps of groups IV and V are used. Let us consider 5 consecutive processors p ?2 ; p ?1 ; p 0 ; p 1 ; p 2 and three phases l 1 < l 2 < l 3 such that in phase l 1 processor p 2 reports a con ict and the con ict pair of p 1 is AB, in phase l 2 processor p 0 reports a con ict and the con ict pairs of p ?1 and p 1 are AB and CD respectively, in phase l 3 processor p ?2 reports a con ict and the con ict pair of p ?1 is CD. Observe that in phase l 3 +1 both p 1 and p ?1 send their (l 3 +1)-pairs in the same step labeled ABCD. In this case p 0 is sometimes unable to compute correctly (l 3 + 1)-pairs of its neighbors. Therefore p 0 sends REPEAT message in a special step labeled REPEAT. Responding to this request the processor which was involved in only one con ict before phase l 3 (processor p ?1 ) sends once more its (l 3 + 1)-pair in step labeled ABCD 0 and uses this time step in all remaining phases. Now we proceed to the formal description of the Synchronous Input Collection Algorithm. Rather than specify things to be done in each consecutive step of a phase, processor p will x in advance the actions to be performed 6 at a particular moment in the future during this phase.
Synchronous Input Collection Algorithm (for processor p) SENDING TIME := "; /* p sends bits of its k-pair in time step labeled by SENDING TIME/ else TIME 2 := OLDER; /* If before the phase in which processor p reported a con ict, exactly one of p's neighbors had been involved in another con ict, then OLDER returns SENDING TIME label of this neighbor, otherwise OLDER returns the label of the latest step in which p received a k-pair */ if (both k-pairs arrived in TIME 2 ) then SEND(REPEAT; 1); TIME 1 = TIME 2 u 0 ; delete two bits equal to those that arrived in TIME 1 from bits that arrived in TIME 2 else TIME 1 := the last step di erent from TIME 2 in which a k-pair arrived;
if IS LESS(TIME 1 ; TIME 2 function IS LESS(TIME 1 ; TIME 2 ) Let l be the index of the phase just after the phase in which p reported con ict.
if both l-pairs arrived in steps of the group II then IS LESS := PREFIX(TIME 1 ) < PREFIX(TIME 2 )] if both l-pairs arrived in steps of the the group III then IS LESS := SUFFIX(TIME 1 ) < SUFFIX(TIME 2 The rows of the table correspond to phases of the algorithm, the columns correspond to processors. The entry in row k and column p is the SEND-ING TIME label of processor p in phase k (the step in phase k in which p's neighbors receive its neighborhood information). The letter C in the entry of the table means, that the corresponding processor reports con ict, the letter R means, that it sends a REPEAT request in the current phase.
Let us trace the execution history for processor 2. In phase 0, in step " it sends 11 and receives four 1s from its neighbors. Processor 1 reports con ict, so 2 changes its SENDING TIME to 11 (the bits it has just sent); however, its 1-neighborhood -111 -is still symmetric. In phase 1 it sends its 1-pair: 11, and receives four bits: 0111. The bits from processor 1 and 3 arrive in di erent steps, but 2 doesn't make use of it yet. After erasing bits from its 0-pair, the remaining bits are 0 and 1, so the 2-neighborhood 01111 is not symmetric any more and processor 2 reports con ict. >From now on processor 2 distinguishes its left neighbor: the one which sent 01, and its right neighbor: the one which sent 11. In phase 2 (in which it sends 01, still in step 11) it gets: 01 in step 1101 and 11 in step 11. The con ict pairs are: SUFFIX of the longer label (which belongs to processor 1; its PREFIX is used by processor 0 to resolve its con ict from phase 0) and PREFIX of the shorter label (which at the moment happens to be the whole label). By comparing labels of arrival steps according to the con ict pairs, processor 2 can deduce, that 01 is from its left neighbor, and 11 from the right neighbor, hence the 3-neighborhood is 0011111, not 1011110. At the end of phase 2 another con ict report arrives, so 2 extends its SENDING TIME with the pair of bits it sent in this phase, hence the label becomes 1101. In phase 3 processor 2 sends 01 in step 1101 and receives: 11 in step 1101 and 01 in step 11. Decoding is the same, as previously, and the 4-neighborhood is 100111111. Also in this phase processor 3 accepts con ict report from processor 4 and changes its SENDING TIME to 1101 -the same, as processor 1, so in phase 4 processor 2 gets all four bits 0111 in one step 1101. It sends the REPEAT request and gets two bits -01 in step 1101 0 from 3 (not 1, because it didn't accept con ict in the previous phase). Processor 2 knows now, that 11 is from the neighbor which was involved in two con icts by phase 3 (it happens to be the left neighbor), and 01 from the neighbor, which was involved in one con ict by phase 3 (the right one). Hence its (whole) neighborhood is 11001111111 (the rst and the last 1 are in fact the input value of processor 7 -opposite to 2 on the ring).
Proof of Theorem 1
It is enough to prove the correctness of our algorithm. Its complexity easily follows from the description: each execution of the for loop takes constant time. We will show that in phase k each processor correctly computes its (k + 1)-neighborhood. We consider the following two cases. Case 1: I REPORTED CONFLICT = FALSE. We will need the following lemma. Lemma and b p k+1 ). Case 2: I REPORTED CONFLICT = TRUE. Denote by l the phase in which p reported con ict. The distinction mentioned above is made by comparing arrival times of the information. If some neighbor of the processor has reported con ict, it extends its SEND-ING TIME label adding the pair of bits it has just sent in non-decreasing order. Lemma 2 If a processor has reported con ict then the con ict pairs of the neighbors are either (00 for the left and 01 for the right) or (01 for the left and 11 for the right).
Proof. By lemma 1 the con ict pairs must have one common bit b p ?k+1 = b p k?1 (for k = 0 the common bit equals 1) but they cannot be the same, because there was a con ict.
If pairs of bits have arrived in di erent steps, processor p can decide which pair is from its left neighbor and which from the right one. The decision depends on positions of con ict pairs in SENDING TIME labels of its neighbors. If in phase l both labels were " then the con ict pairs are PREFIXes of the labels. Similarily, if in phase l both SENDING TIMEs were in group II, then the con ict pairs are SUFFIXes of the labels. If in phase l exactly one neighbor q of p had SENDING TIME in group II, then p should compare SUFFIX of q's current SENDING TIME (computed by the function OLDER) with PREFIX of the other neighbor's SENDING TIME (cf. de nition of the function IS LESS).
The rest of the proof is based on the following lemma.
Lemma 3 Let l be a phase in which processor p reports a con ict. Then in each subsequent phase k > l SENDING TIMEs of its neighbors di er, except in at most one phase in which p sends the REPEAT request. Proof. Consider two cases. a) In phase l SENDING TIMEs of p's neighbors have the same lengths. In this phase both neighbors of p extend their SENDING TIMEs with their con ict pairs (which are di erent by lemma 2). Since con ict pairs occupy the same positions in both SENDING TIMEs, the conclusion follows. b) In phase l SENDING TIMEs of p's neighbors have di erent lengths. It follows from the description of the algorithm, that one of the neighbors (say p 0 ) sends its l-pair in step labeled " and the other (say p 00 ) in a step of the group II (say AB). Let CD, EF be con ict pairs in p's con ict, for p 0 and p 00 respectively. If CD 6 = AB then in the subsequent phases SENDING TIMEs of p 0 and p 00 always di er.
Assume CD = AB. There are two subcases. b1) In subsequent phases p 0 is never involved in another con ict.
Observe that in this case SENDING TIMEs of p 0 and p 00 have di erent lengths until the end of the algorithm. b2) Let k > l be a phase in which p 0 is involved in a con ict reported by its neighbor di erent from p. Let GH be a con ict pair of p 0 in phase k. If GH 6 = EF then the conclusion follows immediately. Assume GH = EF. It follows from the description of the algorithm, that p 0 can change its SENDING TIME CDGH into CDGH 0 only in phase k + 1, responding to the REPEAT message of p. Processor p sends such a message only if SENDING TIMEs of its neighbors are the same in phase k + 1. To nish the proof of the lemma observe that the only phase in which p 00 can change its SENDING TIME ABEF into ABEF 0 is the phase l + 1. However in this case SENDING TIMEs of p 0 and p 00 are di erent in phase k + 1, so p does not send the REPEAT message.
If processor p sends the REPEAT message in phase k then exactly one of its neighbors sends again its k-pair (the one which had received no con ict reports before p reported con ict). Since only one processor repeats its message and in subsequent phases SENDING TIMEs of p's neighbors are di erent, p can always correctly extend its neighborhood. This completes the proof of Theorem 1.
Asynchronous Ring
In this section we focus on the case of asynchronous wireless rings. In the asynchronous model processors may remain idle for arbitrary nite time. Since a processor has only a single bu er it seems possible that information contained in it comes from one neighbor while the other remains idle. Hence, a priori, it is not obvious how to perform any non-trivial calculation. Here we will prove that in fact the asynchronous model has the same computational power as the synchronous model. We show a general simulation scheme which converts any synchronous algorithm working on a ring in time t into an asynchronous algorithm in which every processor sends O(t) bits. (Schemes of this type are called synchronizers (cf. 5]).)
Consider a synchronous algorithm working in t time steps. In step k of the algorithm the processor performs some action A k (depending not only on k, but on the whole previous execution history). There are three possible actions:`send 0',`send 1', and`send nothing'.
Every processor in the asynchronous algorithm works in t phases. In phase k the processor sends information about the action A k to both its 13 neighbors. After receiving information about actions performed by its neighbors in step k, it updates the execution history and is able to decide about the action A k+1 .
The encoding of information must be done in such a way that the processor be able to recognize that all information from phase k has already arrived, separate this information from information sent by its neighbor(s) in a di erent phase(s), decode both its neighbors' actions from step k. For action A k de ne (A k ): We say that the message sent by a processor to its neighbor p in some phase k is \on the way" to p, if some nonempty part of it has already arrived to p, but the rest (also nonempty) is still delayed.
Lemma 5 The number of 1s in p's bu er is equal to the number of 0s if and only if no message is \on the way" to p. Proof. The conclusion follows from the fact that 0s are always sent before 1s and bits come in order they were sent. Now we prove that the above algorithm is \almost synchronous":
Lemma 6 If a processor is in phase k, then none of its neighbors has completed step 2 in its phase k + 1. Proof. Let us consider the rst (according to some particular execution) situation such that processor p has completed step 2 in its phase k+1, while one of its neighbors is still in phase k. As decoding has been correct so far, p has successfully deleted from its bu er all information from earlier phases (up to k), and the content of its bu er must be from its other neighbor's phases k + 1 and possibly k + 2 (not k + 3 or higher since we are considering the rst such situation). However, by lemma 5 if the number of 1s equals the number of 0s then no message can be`on the way' to p. Thus by lemma 4, p can recognize that the number of 0s contains only one number from the apropriate set (fa 1 ; a 2 ; a 3 g if k + 1 is odd, fa 4 ; a 5 ; a 6 g otherwise) and consequently p cannot have completed step 2, which is a contradiction. Now decoding is easy: a processor completes step 2 in its phase k when the number of 0s in the bu er is the sum of exactly two elements of the apropriate set (fa 1 ; a 2 ; a 3 g if k is odd, fa 4 ; a 5 ; a 6 g otherwise) and at most two elements of the other set. Lemma 4 states, that the correct decoding can be achieved.
The above theorem implies the following. 
Conclusion
In this paper we have discussed the problem of computing on anonymous wireless rings. We gave algorithms for input collection, which unlike in the case of the standard hardware model, are quite non-trivial. However, both in the synchronous and asynchronous cases, the complexity of input collection turned out to be the same as in the standard model (O(N) time in the synchronous case and O(N 2 ) bits in the asynchronous case). Combining our methods with those from 3] it is possible to reduce bit complexity in the synchronous case to O(N log N) but with exponential time delay. Since input collection is the most general computational problen on the ring, our results show that all boolean functions invariant under cyclic shifts and re ections of the input can be e ciently computed on an anonymous wireless ring. This class of functions is identical to the class of functions computable on an anonymous hardware ring. Thus, in spite of much weaker assumptions of our model its computational performance is the same as of the classical one.
There are several open problems in the wireless ring suggested by studies of the hardware model, like symmetry breaking 12], extrema nding 7], language complexity 4], leader election 9], etc. Another interesting topic worth investigating concerns input collection algorithms in other types of anonymous wireless networks (e.g. tori, hypercubes or arbitrary networks). We do not know if input collection is at all possible in arbitrary wireless networks and if so, how e ciently it can be performed.
